Abstract-This paper presents an analog CMOS double-edge multi-phase low-latency pulse width modulator. The PWM signal is generated by comparing the phase difference between two matched ring oscillators, which are differentially driven by the command voltage and the feedback voltage developed in a minor loop that forces the average frequency of each of the oscillators to be equal. Both rising and falling edges of the PWM signal are controlled by the instantaneous input voltage, resulting in a low latency relative to that achieved with conventional latched PWM circuitry. The developed pulse width modulator has high precision, good linearity, good noise immunity and wide duty ratio range. Further, it can be flexibly reconfigured for multi-phase PWM operation with no restriction on duty cycle range. The complete double-edge pulse width modulator IC is implemented in a 0.18 gm CMOS process. It can generate as many as sixteen PWM outputs. The active chip area is 0.04 mm2. The quiescent bias current of the chip is 80 jA at 1.2 MHz PWM frequency.
I. INTRODUCTION
A multi-phase double-edge pulse width modulation (PWM) scheme with low latency is important for achieving fast controller response for high bandwidth applications, such as those arising in applications like microprocessor voltage regulator modules [1] or dynamic power supplies for RF power amplifiers [2] . Although, the required functionality might be realized with a conventional ramp-comparator modulator, such a modulator imposes a maximum duty cycle of 1/N, where N is the number of phases. Another embodiment of the conventional ramp-comparator modulator to realize multi-phase operation without the duty cycle constraint requires N comparators and N uniformly skewed ramp signals. The modulator described in this paper realizes all the desired features in a single simple circuit cell.
This paper presents an analog multi-phase double-edge pulse width modulator suitable for implementation in CMOS technology. The PWM signal is generated by comparing the phase difference between two matched ring oscillators, each of which functions as a current-controlled oscillator. These two matched oscillators are fed by the currents developed in a differential input stage. This balanced input stage is driven by the command voltage waveform, and a feedback voltage developed in a minor loop that forces the average frequency of each of the current-controlled ring oscillators to be equal. The minor loop constrains the duty ratio of the PWM signal to be proportional to the input modulation voltage over the full bandwidth of the minor loop. Both rising and falling edges of the PWM signal are controlled by the instantaneous input voltage, resulting in a low latency relative to that achieved with conventional latched PWM circuitry. The developed pulse width modulator has high precision, good linearity, good noise immunity and wide duty ratio range. Further, it can be flexibly reconfigured for multi-phase PWM operation with no restriction on duty cycle range.
II. CONCEPT OF OPERATION
A simplified schematic of the ring-oscillator-based pulsewidth modulator is shown in Fig. 1 . A matched pair MPI-MP2
drives two identical ring oscillators as a matched load. As illustrated in Fig. 1(b multi-phase PWM signals are available from the multi-phase phase comparator. A multi-input low pass filter is applied to suppress ripple in the minor loop.
Ignoring the nonlinearity of the input differential pair and phase comparator, a linear model representing the ringoscillator-based pulse-width modulator is shown in Fig. 2 . This model consists of the input differential pair with transconductance Gm, the phase comparator modeled as a gain term KPD, the low pass filter (LPF) with -3dB frequency OLPF; the buffer with voltage swing of VDD to drive the low pass filter; and the current-starved ring oscillator modeled as an integrator 1/S with the gain Kosc [3] . The closed-loop transfer function of the pulse-width modulator is given by D KOSCKPDGm (S + LPF) Fig. 3(a) . The whole input stage is symmetric and Fig. 3(b) shows half of the circuit. The error voltage at the input is sensed by differential pair M1 and M2, which is biased by the tail current source 12. A current starved differential ring oscillator similar to the design in [5] is used here for its small area and low power consumption. As shown in Fig. 4 , the supply current to the ring oscillator is generated by the common source transistor Mp1 from the input stage. The differential delay buffer in the ring oscillator is a pair of inverters with outputs coupled by weak cross-coupled inverters, aiming at minimizing the delay skew between two paths. The voltage swing on the ring oscillator is below the threshold of the MOSFET, which gives the ring oscillator a good linear dependency of the oscillation frequency on the supply current [5] .
C. Phase Comparator
The phase comparator compares the phase difference of the two ring oscillators and the PWM signal is taken from the output. The phase comparator is designed to have comparison range from 0 to 27r, linearly corresponding to 0 to 100% duty ratio. When the instantaneous phase difference exceeds the 0 to 27r range, the duty cycle should saturate to 0 or 100% to avoid wind-up. The problem with this saturating phase detection scheme is that the frequency of the two oscillators will lose lock if the phase difference exceeds the 0 to 27t range, as more feedback voltage will have to be applied to the input differential pair in order for the oscillator phase to shift accordingly. However, the phase comparator can produce no more dc output voltage to shift the oscillator frequency further, as the duty ratio reaches 0 or 100%, so the loop will lose lock.
To resolve this frequency tracking problem, a phase and frequency detection scheme is developed as shown in Fig.  5(a) . A phase-frequency comparator compares the phase and frequency difference of two ring oscillators, and the PWVM signal is taken from the output. Instead of feeding back the DC component of the PWM signal, a four level signal Vit as shown in Fig. 5(b) ring oscillators back to zero and keep the loop locked. An analogous case applies when phase difference exceeds 27t, VLP swings between VH and VDD, providing extra voltage room on the feedback node to keep the loop in lock.
The proposed phase and frequency detection scheme is implemented by using a state machine with the state transition diagram shown in Fig. 6 . A state transition occurs only when the rising edge of either one of the frequency inputs is detected by the phase comparator. When the phase difference is within the normal 0 to 27r range, transitions only occur between states S1 and S2. When the state machine receives two consecutive rising edges from either one of the frequency inputs, meaning the phase difference exceeds the 0 to 27t range, the state machine will transition to a saturation state, with So and S3 coffesponding to the case of phase difference IV. EXPREIMENTAL RESULTS
The complete double-edge pulse width modulator IC is implemented in a 0.18 ltm CMOS process. The die photo of the chip is shown in Fig. 7 . The active chip area is 0.04 mm2. It can generate as many as sixteen PWM outputs. increasing the bias current of the ring oscillator. Fig. 9(a) and two of the sixteen PWM output signals (with 180 degree phase shift) are shown in Fig. 11 (a) . The period of the PWM signal is approximate 880ns. The falling edge of PWM2 is generated right after applying the voltage step at the input with 60ns delay. The response to a positive step input voltage is shown in Fig. 11 (b) . The rising edge of PWM2 is generated right after applying the voltage step at the input with 60ns delay. 
